Counter set value register

Stores the set value of the counter instruction. Each counter set value area consists of 1 word (=16 bits). The address of this memory area corresponds to the counter instruction number.

Example

FP address: SV10, CSV123

IEC address: %MW3.10, %MD14.123

Modified on: 2019-01-26Feedback on this pagePanasonic hotline